two-way set-associative write-through cache

• 两路组联统写高速缓存