To verify the model, a test circuit has been designed to simulate parasitical latch-up paths in CMOS devices and relevant parameters are reported.
英
美
释义
为了实验验证该模型,设计了实验电路以模拟CMOS器件的寄生闭锁路径,给出了相应的参数。
把海词放在桌面上,查词最方便
触屏版
|
电脑版
©2003 - 2024 海词词典(Dict.cn)
立即下载