Timing and fanout constraint were added during the synthesis process.

• 数字电路的版图设计主要通过自动布局布线设计工具进行。