This thesis has accomplished the design of register transfer level (RTL) of every unit in the digital processing module, and passed function verification, logic synthesis, and gate level verification.
英
美
释义
本文完成了数字处理模块各个单元的寄存器传输级(RTL)设计,并通过了功能仿真、逻辑综合与门级仿真。
把海词放在桌面上,查词最方便
触屏版
|
电脑版
©2003 - 2024 海词词典(Dict.cn)
立即下载