This paper explores nanometer scale CMOS circuits leakage mechanisms and device and circuit techniques to reduce leakage power consumption.

• 本文分析了纳米级CMOS电路的各种漏电流组成机制并提出了相应的降低技术。