This paper analyses the source of power,the advantage and disadvantage of some Low-power logic styles,and how to decrease the power on voltage and clock.

• 分析了功耗的产生原因和几种不同的低功耗电路结构的优缺点。论述了如何从电源设计、时钟管理等方面降低功耗。