The practicability of the system is validated by implementing the simulation of a one-bit full adder based on FPGA.

• 在FPGA平台上用一个一位全加器的实例，验证了系统的可实现性。