The delayed pulse jitter is reduced and the exact delay time is obtained by using the PLL.

• 通过锁相环路的应用可减小延时后的脉冲抖动并得到准确的延时时间。