The analog input signal is latched on the rising edge of CLK.

• 模拟输入信号在CLK的上升沿被锁存。