The RTL-level simulation, gate-level simulation and FPGA emulation indicate that the whole design meets the requirement of data reliability in timing and function.

• 对所设计接口电路的RTL级、门级仿真以及FPGA验证表明，该设计在功能和时序上符合数据可靠性的要求。