The RTL level of this design is implemented in Verilog HDL,and verified in FPGA.

• 该设计采用Verilog进行RTL级实现,并在FPGA系统中得到验证。