Simulation of the Parasitic Interconnect Capacitance in the DRAM with the Stacked Structures

• 动态随机存储器中堆叠电容器结构的互连寄生电容模拟