Signal rise/fall time will get short as possible when the speed of digital system increase, while the increase of frequency and edge rate will bring a series of high speed design problems.

• 数字系统速度的提高意味着信号的升降时间尽可能短，而频率和边沿速率的提高将带来一系列的高速设计问题。