Project analysis and modularization are realized by use of simulation software, each module is implemented by the combination of VHDL and principle figure, and the initial design of the chip is accomplished making use of hierarchy design methodology.