Pipelined level one instruction cache (PIL1) has been proposed to improve instruction fetch bandwidth in high frequency processor.

• 摘要流水化的指令缓冲存储器通常被用于高频率处理器中，以提高取指带宽。