Many designs require FIFO elastic buffers to form a bridge between subsystems with different clock rates and access requirements.

• 许多设计需要弹性缓冲器，在不同时钟速率的次系统和通道的需求中形成桥梁。