Logic high turns the top P-channel FET on, and a logic low turns the top P-channel FET off.

• 逻辑高接通顶部P沟道FET,而逻辑低则切断顶部P沟道FET。