It is described in VHDL on RTL level, prepared for synthesis.

• 用硬件描述语言描述C_CAN综合到逻辑器件。