Interconnect delay has become a deterministic factor in VDSM design.

• 超深亚微米)设计中互连线延迟已在电路延迟中起到决定性作用。