Instruction to clear the instruction pipeline of any instruction that may have already been fetched from the cache line prior to the cache line being invalidated.

• 指令,清除所有指令的指令管道,那些指令在高速缓存行被设为无效之前可能早已被取走了。