In this thesis, we describe the implementation and measurement results of a 6-bit pipelined ADC with open-loop residue amplification and digital self-calibration.

• 在这篇论文中，我们描述了一个辅以数位自动校正之开迴路残值增益六位元管线式类比数位转换器的实现与量测结果。