In this thesis, a low power 12bit 80MS/s pipelined ADC is designed in TSMC 3.3V 1P5M 0.25um CMOS process.
英
美
释义
本文基于TSMC 3.;3V 1P5M 0
把海词放在桌面上,查词最方便
触屏版
|
电脑版
©2003 - 2024 海词词典(Dict.cn)
立即下载