If INTR is enable by both INTE bits, then the output and input buffers both cause interrupt requests.

• 如果INTR同时被两个方向的INTE位激活，那么输出和输入缓存都将导致中断请求。