During testable design, the testability of single fault and multi-faults in circuit can be judged by changing topological structure, numbers and location of accessible nodes.

• 在可测性设计过程中，通过适当地改变拓扑结构与可及节点的个数和位置，对电路中单故障和多故障的可测性予以判定。