Design of Clock-Delayed Domino Logic for High Speed Arithmetic Unit

• 用于高速运算单元的时钟延迟动态多米诺逻辑电路的设计