Be responsible for micro-architecture and implementations of ASIC functions all the way to chip-level formal verification, timing analysis and bridge to physical design.

• 负责从微结构、ASIC功能实现、芯片级正式验证乃至时序分析之整个过程,搭建通向物理设计的桥梁。