Based on USB 1.1, the protocol design for LEX and REX is chiefly discussed, and the source code in Verilog and its simulation results are also given.

• 文章依据USB1.；1协议，重点讨论了LEX和REX端协议部分的设计，给出了用Verilog语言实现的源程序和仿真结果。