As accumulators are available in many VLSI circuits, such reuse design can save much hardware cost and be adopted effectively as BIST test pattern generator for robustly delay fault testing.

• 由于累加器在VLSI电路中普遍存在，本文的复用设计节省硬件成本，可有效用于强健时延故障的测试序列生成。