Architecture-level verification can disclose failures in design flow early, which greatly reduces loss.

• 体系结构级功能验证能够及早发现微处理器设计错误,减小错误对设计的影响。