And finally, a clock generator based on the 3rd order CPPLL is fully designed with UMC 0.25 CMOS process.

• 最后，采用UMC 0.；25 CMOS工艺技术设计了一个用作时钟产生的三阶电荷泵锁相环。