A self-test scheme, under which all test patterns for adder under test in VLSI are produced by the adder self, is presented based on arithmetic additive generator.
英
美
释义
摘要基于算术加法测试生成,提出了VLSI中加法器的一种自测试方案:加法器产生自身所需的所有测试矢量。
把海词放在桌面上,查词最方便
触屏版
|
电脑版
©2003 - 2025 海词词典(Dict.cn)
立即下载