海词手机词典
  • A self-test scheme, under which all test patterns for adder under test in VLSI are produced by the adder self, is presented based on arithmetic additive generator.

    播放读音 播放读音