A Phase Locked Loop for Clock Recove ry Circuit Using Low-Jitter Variable Delay Line

• 用于时钟恢复电路的低抖动可变延迟线锁相环电路