A 3-stage iteration pipeline structure and 4-2 compressor rows are adopted in the data path module, using 8-bit Booth decode algorithm.

• 该异步乘法器采用8位Booth译码乘法算法,在数据通路上采用3级循环流水结构,并采用4-2压缩模块以提高乘法速度。