高速串行数据接收器专用集成电路的可测性设计

• Design for Test in ASIC of High Speed Deserializer