采用独立复位信号的同步时序电路可测试性设计

• A Combination of Partial Reset and Observation Point Insertion for Synchronous Sequential Circuits