用降压电阻抑制时钟电路对外干扰

• Use Voltage Drop-Down Resistor to Suppress the Interference from Clock Circuit