应用于片上系统中低功耗IP核设计的自适应门控时钟技术

• Adaptive Clock Gating Technique for Low Power IP Core Design in SoC