一种比特平面并行处理的零树编码结构

• A bit plane-parallel VLSI architecture for zero tree coding