一种具有饱和处理功能的24位并行乘加单元优化设计

• Optimization design of 24 bit parallel MAC unit with saturation